FPGA Dynamic Power Minimization through Placement and Routing Constraints
نویسندگان
چکیده
منابع مشابه
FPGA Placement and Routing Algorithm: A Survey
Unlike ASICs, FPGAs have routing fabrics that are pre-manufactured. And because of this prefabrication, FPGAs hardly can achieve high clock frequencies which offered by ASICs. Thus, there is a need for better FPGA timing performance. And design automation or computer-aided design (CAD) tools for field programmable gate arrays (FPGAs) have played a very critical role over the past decades for FP...
متن کاملRouting-directed Placement for the TRIPTYCH FPGA
Currently, FPGAs either divorce the issues of placement and routing by providing logic and interconnect as separate resources, or ignore the issue of routing by targeting applications that use only nearest-neighbor communication. Triptych is a new FPGA architecture that attempts to support efficient implementation of a wide range of circuits by blending the logic and interconnect resources. Thi...
متن کاملPower Minimization under QoS Constraints
QoS has been often addressed in multimedia, video, and networking research communities, but rarely in the design community. Our goal is to introduce the rst system design technique for comprehensive quality-of-service (QoS) low power synthesis. Speci cally, we study how to e ciently exploit the trade-o between the system cost and energy consumption in real-time systems that address packet-based...
متن کاملPlacement and routing tools for the Triptych FPGA
Field-programmable gate arrays (FPGAs) are becoming an increasingly important implementation medium for digital logic. One of the most important keys to using FPGAs effectively is a complete, automated software system for mapping onto the FPGA architecture. Unfortunately, many of the tools necessary require different techniques than traditional circuit implementation options, and these techniqu...
متن کاملAdaptive Algorithm for Routing and Placement in Fpga
The design of the placement and routing for an FPGA (whether it’s a traditional or coarse grained field programmable gate arrays) is very important process, requiring the care about the flexibility with silicon efficiency. With the motivation growing towards embedding FPGAs into SoC (system on chip) designs, final requirements for the FPGA architectures becomes more critical. The identification...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EURASIP Journal on Embedded Systems
سال: 2006
ISSN: 1687-3955
DOI: 10.1155/es/2006/31605